Regviz

Silicon Labs /SiM3_NRND /SIM3C166_B /WDTIMER_0 /CONTROL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONTROL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/WDTIMER_0/CONTROL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLED)EWIEN 0 (RUN)DBGMD

DBGMD=RUN, EWIEN=DISABLED

Description

Module Control

Fields

EWIEN

Early Warning Interrupt Enable.

0 (DISABLED): Disable the early warning interrupt (EWI).

1 (ENABLED): Enable the early warning interrupt (EWI).
DBGMD

Watchdog Timer Debug Mode.

0 (RUN): The WDTIMER module will continue to operate while the core is halted in debug mode.

1 (HALT): A debug breakpoint will cause the WDTIMER module to halt.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data